

74ABT899
9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

Product specification
Supersedes data of 1993 Oct 04
1998 Jan 16 IC23 Data Handbook

PHILIPS

## 9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

## 74ABT899

## FEATURES

- Symmetrical (A and B bus functions are identical)
- Selectable generate parity or "feed-through" parity for A-to-B and B-to-A directions
- Independent transparent latches for A -to-B and B-to-A directions
- Selectable ODD/EVEN parity
- Continuously checks parity of both $A$ bus and $B$ bus latches as ERRA and ERRB
- Ability to simultaneously generate and check parity
- Can simultaneously read/latch A and B bus data
- Output capability: $+64 \mathrm{~mA} /-32 \mathrm{~mA}$
- Latch-up protection exceeds 500mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model
- Power up 3-State
- Power-up reset
- Live insertion/extraction permitted


## DESCRIPTION

The 74ABT899 is a 9-bit to 9-bit parity transceiver with separate transparent latches for the A bus and B bus. Either bus can generate or check parity. The parity bit can be fed-through with no change or the generated parity can be substituted with the SEL input.

Parity error checking of the $A$ and $B$ bus latches is continuously provided with ERRA and ERRB, even with both buses in 3-State.

The 74ABT899 features independent latch enables for the $A$ and $B$ bus latches, a select pin for ODD/EVEN parity, and separate error signal output pins for checking parity.

## FUNCTIONAL DESCRIPTION

The 74ABT899 has three principal modes of operation which are outlined below. All modes apply to both the A-to-B and B-to-A directions.

Transparent latch, Generate parity, Check A and B bus parity: Bus $A(B)$ communicates to Bus $B(A)$, parity is generated and passed on to the $B(A)$ Bus as BPAR (APAR). If LEA and LEB are High and the Mode Select (SEL) is Low, the parity generated from $\mathrm{A} 0-\mathrm{A} 7$ and $\mathrm{BO}-\mathrm{B} 7$ can be checked and monitored by ERRA and ERRB. (Fault detection on both input and output buses.)

Transparent latch, Feed-through parity, Check A and B bus parity:
Bus $A(B)$ communicates to Bus $B(A)$ in a feed-through mode if SEL is High. Parity is still generated and checked as ERRA and ERRB and can be used as an interrupt to signal a data/parity bit error to the CPU.

Latched input, Generate/Feed-through parity, Check A (and B) bus parity: Independent latch enables (LEA and LEB) allow other permutations of:

- Transparent latch / 1 bus latched / both buses latched
- Feed-through parity / generate parity
- Check in bus parity / check out bus parity / check in and out bus parity


## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline t_{\text {PLH }} \\ & t_{\text {PHL }} \end{aligned}$ | Propagation delay <br> An to Bn or Bn to An | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 2.9 | ns |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay <br> An to ERRA | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 6.1 | ns |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 4 | pF |
| $\mathrm{Cl}_{1 / \mathrm{O}}$ | Output capacitance | Outputs disabled; $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 7 | pF |
| $\mathrm{I}_{\text {ccz }}$ | Total supply current | Outputs disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 50 | $\mu \mathrm{A}$ |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | OUTSIDE NORTH AMERICA | NORTH AMERICA | DWG NUMBER |
| :--- | :---: | :---: | :---: | :---: |
| 28-Pin Plastic PLCC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT899} \mathrm{~A}$ | $74 \mathrm{ABT899} \mathrm{~A}$ | SOT261-3 |
| 28-Pin Plastic SOP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT899} \mathrm{D}$ | $74 \mathrm{ABT899} \mathrm{D}$ | SOT136-1 |
| 28-Pin Plastic SSOP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74 ABT 799 DB | $74 \mathrm{ABT899} \mathrm{DB}$ | SOT341-1 |

## 9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

## PIN CONFIGURATION



## PIN DESCRIPTION

| SYMBOL | PIN <br> NUMBER | NAME AND FUNCTION |
| :---: | :---: | :--- |
| A0 - A7 | $4,5,6,7$, <br> $8,9,10$, <br> 11 | Latched A bus 3-State inputs/outputs |
| B0 - B7 | 19,20, <br> 21,22, <br> 23,24, <br> 25,26 | Latched B bus 3-State inputs/outputs |
| APAR | 12 | A bus parity 3-State input |
| BPAR | 18 | B bus parity 3-State input |
| ODD/ | 1 | Parity select input (Low for EVEN <br> parity) |
| EVEN | OEA, OEB | 13,27 | | Output enable inputs (gate A to B, |
| :--- |
| B to A) |

## PLCC PIN CONFIGURATION



## LOGIC SYMBOL



## 9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)



FUNCTION TABLE

| OPERATING MODE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| OEB | OEA | SEL | LEA | LEB |  |
| H | H | X | X | X | 3-State A bus and B bus (input A \& B simultaneously) |
| H | L | L | L | H | B $\rightarrow$ A, transparent B latch, generate parity from B0 - B7, check B bus parity |
| H | L | L | H | H | B $\rightarrow$ A, transparent A \& B latch, generate parity from B0 - B7, check A \& B bus parity |
| H | L | L | X | L | B $\rightarrow$ A, B bus latched, generate parity from latched B0 - B7 data, check B bus parity |
| H | L | H | X | H | B $\rightarrow$ A, transparent B latch, parity feed-through, check B bus parity |
| H | L | H | H | H | B $\rightarrow$ A, transparent A \& B latch, parity feed-through, check A \& B bus parity |
| L | H | L | H | X | A $\rightarrow$ B, transparent A latch, generate parity from A0 - A7, check A bus parity |
| L | H | L | H | H | A $\rightarrow$ B, transparent A \& B latch, generate parity from A0 - A7, check A \& B bus parity |
| L | H | L | L | X | A $\rightarrow$ B, A bus latched, generate parity from latched A0 - A7 data, check A bus parity |
| L | H | H | H | L | A $\rightarrow$ B, transparent A latch, parity feed-through, check A bus parity |
| L | H | H | H | H | A $\rightarrow$ B, transparent A \& B latch, parity feed-through, check A \& B bus parity |
| L | L | X | X | X | Output to A bus and B bus (NOT ALLOWED) |

$\mathrm{H}=$ High voltage level
$\mathrm{L}=$ Low voltage level
$X=$ Don't care

## 9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

## PARITY AND ERROR FUNCTION TABLE

| INPUTS |  |  |  | OUTPUTS |  |  | PARITY MODES |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEL | ODD/EVEN | $\begin{gathered} \text { xPAR } \\ (\text { A or B) } \end{gathered}$ | $\Sigma$ of High Inputs | xPAR <br> (B or A) | ERRt | ERRr* |  |  |
| H | H | H | Even Odd | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | Odd <br> Mode | Feed-through/check parity |
| H | H | L | Even Odd | L | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ |  |  |
| H | L | H | Even Odd | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Even |  |
| H | L | L | Even Odd | L | $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | Mode |  |
| L | H | H | Even Odd | $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | Odd | Generate parity |
| L | H | L | Even Odd | $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | Mode |  |
| L | L | H | Even Odd | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | Even |  |
| L | L | L | Even Odd | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | Mode |  |

$H=$ High voltage level
$\mathrm{L}=$ Low voltage level
$t=$ Transmit-if the data path is from $A \rightarrow B$ then ERRt is ERRA
$r=$ Receive-if the data path is from $A \rightarrow B$ then ERRr is ERRB

* Blocked if latch is not transparent

ABSOLUTE MAXIMUM RATINGS ${ }^{1,2}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | DC supply voltage | -0.5 to +7.0 | V |  |
| $\mathrm{I}_{\text {IK }}$ | DC input diode current | $\mathrm{V}_{\mathrm{I}}<0$ | -18 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage ${ }^{3}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\text {OK }}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\text {OUT }}$ | DC output voltage ${ }^{3}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\text {OUT }}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 1505C.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level Input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High-level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low-level output current |  | 64 | mA |
| $\Delta \mathrm{t} / \Delta \mathrm{V}$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER |  | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp vo |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{K}}=-18 \mathrm{~mA}$ |  | -0.9 | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.5 | 3.5 |  | 2.5 |  | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 3.0 | 4.0 |  | 3.0 |  | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.6 |  | 2.0 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level outp | t voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$; $\mathrm{l}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| $V_{\text {RST }}$ | Power-up outp voltage ${ }^{3}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{O}}=1 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 0.13 | 0.55 |  | 0.55 | V |
| 1 | Input leakage current | Control pins | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
|  |  | Data pins | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=$ GND or 5.5 V |  | $\pm 5$ | $\pm 100$ |  | $\pm 100$ | $\mu \mathrm{A}$ |
| IOFF | Power-off leakage current |  | $\mathrm{V}_{\mathrm{CC}}=0.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}$ or $\mathrm{V}_{1 \leq} \leq 4.5 \mathrm{~V}$ |  | $\pm 5.0$ | $\pm 100$ |  | $\pm 100$ | $\mu \mathrm{A}$ |
| $\mathrm{IPU}^{\text {/ }}$ PD | Power-up/down 3-State output current ${ }^{4}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.1 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}} ; \\ & \mathrm{V}_{\mathrm{OE}}=\text { Don't care } \end{aligned}$ |  | $\pm 5.0$ | $\pm 50$ |  | $\pm 50$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}+\mathrm{I}_{\text {OZH }}$ | 3-State output High current |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}+\mathrm{I}_{\text {OZL }}$ | 3-State output Low current |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| $I_{\text {CEX }}$ | Output High leakage current |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| 10 | Output current ${ }^{1}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -80 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Quiescent supply current |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs High, $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 50 | 250 |  | 250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CCL }}$ |  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs Low, $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 28 | 34 |  | 34 | mA |
| Iccz |  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs 3-State; <br> $V_{1}=G N D$ or $V_{C C}$ |  | 50 | 250 |  | 250 | $\mu \mathrm{A}$ |
| $\Delta_{\text {l }}$ | Additional supply current per input pin ${ }^{2}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; one input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 0.3 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .
3. For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
4. This parameter is valid for any $\mathrm{V}_{C C}$ between 0 V and 2.1 V , with a transition time of up to 10 msec . From $\mathrm{V}_{\mathrm{CC}}=2.1 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, a transition time of up to $100 \mu \mathrm{sec}$ is permitted.

## 9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

## AC CHARACTERISTICS

$\mathrm{GND}=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40 \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{p} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \\ \hline \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {PHL }} \end{aligned}$ | Propagation delay An to Bn or Bn to An | 1 | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.1 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 4.9 \\ & 4.6 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {tPHL }} \\ & \hline \end{aligned}$ | Propagation delay An to BPAR or Bn to APAR | 2 | $\begin{aligned} & 3.0 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.4 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 7.9 \\ & \hline \end{aligned}$ | 3.0 2.5 | $\begin{aligned} & 9.0 \\ & 8.8 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation delay An to ERRA or Bn to ERRB | 3 | $\begin{aligned} & 2.8 \\ & 2.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.7 \end{aligned}$ | $\begin{aligned} & \hline 8.0 \\ & 8.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.8 \\ & 2.8 \end{aligned}$ | $\begin{aligned} & 9.1 \\ & 9.3 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {tPHL }} \\ & \hline \end{aligned}$ | Propagation delay APAR to BPAR or BPAR to APAR | 1 | $\begin{aligned} & 2.0 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 4.4 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & 5.7 \\ & 5.0 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpH } \end{aligned}$ | Propagation delay APAR to ERRA or BPAR to ERRB | 6 | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 4.2 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 5.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.1 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay ODD/EVEN to APAR or BPAR | 5 | $\begin{aligned} & 2.6 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 5.3 \end{aligned}$ | $\begin{aligned} & 6.8 \\ & 6.7 \end{aligned}$ | $\begin{aligned} & 2.6 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 8.1 \\ & 7.8 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHeH } \end{aligned}$ | Propagation delay ODD/EVEN to ERRA or ERRB | 4 | $\begin{aligned} & 2.3 \\ & 2.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.4 \\ & 5.7 \end{aligned}$ | $\begin{aligned} & 6.8 \\ & 7.2 \end{aligned}$ | 2.3 2.6 | $\begin{aligned} & 7.9 \\ & 8.4 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {tPHL }} \\ & \hline \end{aligned}$ | Propagation delay SEL to APAR or BPAR | 8 | $\begin{aligned} & 1.3 \\ & 1.4 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 4.1 \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 5.3 \end{aligned}$ | $\begin{aligned} & 1.3 \\ & 1.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 5.9 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation delay SEL to ERRA or ERRB | 8 | $\begin{aligned} & 3.7 \\ & 5.1 \end{aligned}$ | $\begin{aligned} & 6.8 \\ & 8.3 \end{aligned}$ | $\begin{aligned} & 8.3 \\ & 9.7 \end{aligned}$ | $\begin{aligned} & 3.7 \\ & 5.1 \end{aligned}$ | $\begin{gathered} 9.8 \\ 11.0 \end{gathered}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {tPHL }} \\ & \hline \end{aligned}$ | Propagation delay LEA to Bn or LEB to An | 9 | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 3.1 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 4.9 \\ & 5.0 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay <br> LEA to BPAR or LEB to APAR | 9 | $\begin{aligned} & 2.0 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & 6.8 \\ & 6.3 \end{aligned}$ | $\begin{aligned} & 8.3 \\ & 7.9 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & 9.7 \\ & 9.0 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PHLL}} \\ & \hline \end{aligned}$ | Propagation delay LEA to ERRA or LEB to ERRB | 7 | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.3 \\ & 7.1 \end{aligned}$ | $\begin{aligned} & 8.3 \\ & 9.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{gathered} 9.6 \\ 10.3 \\ \hline \end{gathered}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\text {PZL }} \end{aligned}$ | Output enable time OEA to An, APAR or OEB to Bn, BPAR | 11, 12 | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.4 \end{aligned}$ | $\begin{aligned} & 4.3 \\ & 4.8 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 5.4 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpHz } \\ & \text { tpLZ } \\ & \hline \end{aligned}$ | Output disable time OEA to An, APAR or OEB to Bn, BPAR | 11, 12 | $\begin{aligned} & 1.0 \\ & 0.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.4 \\ & 3.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.7 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 4.7 \end{aligned}$ | ns |

## AC SETUP REQUIREMENTS

$\mathrm{GND}=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} \mathrm{T}_{\mathrm{amb}} & =+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}} & =+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}} & =500 \Omega \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40 \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup time, High or Low <br> An, APAR to LEA or Bn, BPAR to LEB | 10 | $\begin{aligned} & 2.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.0 \end{aligned}$ |  | 2.0 1.5 |  | ns |
| $\begin{aligned} & \hline \mathrm{th}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Hold time, High or Low <br> An, APAR to LEA or Bn, BPAR to LEB | 10 | $\begin{aligned} & 1.5 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{gathered} 0.0 \\ -0.2 \\ \hline \end{gathered}$ |  | 1.5 1.0 |  | ns |
| $t_{\text {w }}(\mathrm{H})$ | Pulse width, High LEA or LEB | 10 | 3.0 | 1.9 |  | 3.0 |  | ns |

## 9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

## AC WAVEFORMS

## $\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND}$ to 3.0 V



Waveform 1. Propagation Delay, An to Bn, Bn to An, APAR to BPAR, BPAR to APAR


NOTE: Only even parity mode is shown, odd parity mode would be with ODD/EVEN $=1$

Waveform 2. Propagation Delay, An to BPAR or Bn to APAR


NOTE: Only even parity mode is shown, odd parity mode would be with ODD/EVEN = 1

Waveform 3. Propagation Delay, An to ERRA or Bn to ERRB

## 9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)



Waveform 4. Propagation Delay, ODD/EVEN to ERRA or ODD/EVEN to ERRB


Waveform 5. Propagation Delay, ODD/EVEN to APAR or ODD/EVEN to BPAR

## 9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)



NOTE: Only even parity mode is shown with even parity. Odd parity mode would cause inverted output and odd parity mode would be with ODD/EVEN = 1

Waveform 6. Propagation Delay, APAR to ERRA or BPAR to ERRB


Waveform 7. Propagation Delay, LEA to ERRA or LEB to ERRB

## 9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)



Waveform 8. Propagation Delay, SEL to BPAR or SEL to APAR


Waveform 9. Propagation Delay, LEA to BPAR or LEB to APAR, LEA to Bn or LEB to An


Waveform 10. Data Setup and Hold Times, Pulse Width High

9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)


Waveform 11. 3-State Output Enable Time to High Level and Output Disable Time from High Level


Waveform 12. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

## TEST CIRCUIT AND WAVEFORM



| TEST | $\mathbf{S 1}$ |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | open |
| $\mathrm{t}_{\text {PLZ }} \mathrm{t}_{\mathrm{PZL}}$ | 7 V |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\mathrm{PZH}}$ | open |

DEFINITIONS
$C_{L}=\quad$ Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

## 9-bit dual latch transceiver with 8-bit parity

 generator/checker (3-State)
detail X


DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

| UNIT | A | $\begin{gathered} A_{1} \\ \text { min. } \end{gathered}$ | $A_{3}$ | $\begin{gathered} A_{4} \\ \max . \end{gathered}$ | $b_{p}$ | $\mathrm{b}_{1}$ | $D^{(1)}$ | $E^{(1)}$ | e | ed | eE | $\mathrm{HD}_{\mathrm{D}}$ | $\mathrm{H}_{\mathrm{E}}$ | k | $\varnothing_{j}$ | $L_{p}$ | V | W | y | $\begin{aligned} & Z_{D}^{(1)} \\ & \max . \end{aligned}$ | $\begin{aligned} & Z_{E}^{(1)} \\ & \max . \end{aligned}$ | $\beta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | $\begin{aligned} & 4.57 \\ & 4.19 \end{aligned}$ | 0.13 | 0.25 | 3.05 | $\begin{aligned} & 0.53 \\ & 0.33 \end{aligned}$ | $\begin{aligned} & 0.81 \\ & 0.66 \end{aligned}$ | $\begin{aligned} & 11.58 \\ & 11.43 \end{aligned}$ | $\begin{aligned} & 11.58 \\ & 11.43 \end{aligned}$ | 1.27 | $\begin{aligned} & 10.92 \\ & 9.91 \end{aligned}$ | $\begin{aligned} & 10.92 \\ & 9.91 \end{aligned}$ | $\begin{aligned} & 12.57 \\ & 12.32 \end{aligned}$ | $\begin{aligned} & 12.57 \\ & 12.32 \end{aligned}$ | $\begin{aligned} & 1.22 \\ & 1.07 \end{aligned}$ | $\begin{aligned} & 5.69 \\ & 5.54 \end{aligned}$ | $\begin{aligned} & 1.44 \\ & 1.02 \end{aligned}$ | 0.18 | 0.18 | 0.10 | 2.06 | 2.06 |  |
| inches | $\begin{aligned} & 0.180 \\ & 0.165 \end{aligned}$ | 0.005 | 0.01 | 0.12 | $\begin{aligned} & 0.021 \\ & 0.013 \end{aligned}$ | $\begin{aligned} & 0.032 \\ & 0.026 \end{aligned}$ | $\begin{aligned} & 0.456 \\ & 0.450 \end{aligned}$ | $\begin{aligned} & 0.456 \\ & 0.450 \end{aligned}$ | 0.05 | $\begin{aligned} & 0.430 \\ & 0.390 \end{aligned}$ | $\begin{aligned} & 0.430 \\ & 0.390 \end{aligned}$ | $\begin{aligned} & 0.495 \\ & 0.485 \end{aligned}$ | $\begin{aligned} & 0.495 \\ & 0.485 \end{aligned}$ | $\begin{aligned} & 0.048 \\ & 0.042 \end{aligned}$ | $\begin{aligned} & 0.224 \\ & 0.218 \end{aligned}$ | $\begin{aligned} & 0.057 \\ & 0.040 \end{aligned}$ | 0.007 | 0.007 | 0.004 | 0.081 | 0.081 |  |

Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT261-3 |  | MO-047AB |  | $\cdots$ | $\begin{aligned} & 95-02-25- \\ & 97-12-16 \end{aligned}$ |



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | $\mathbf{A}$ <br> $\mathbf{m a x}$. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(1)}$ | $\mathbf{E}^{(1)}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.65 | 0.30 | 2.45 | 0.10 | 2.25 | 0.25 | 0.49 | 0.36 | 0.32 | 0.23 | 18.1 | 17.7 | 7.6 | 7.4 | 1.27 | 10.65 <br> 10.00 | 1.4 | 1.1 <br> 0.4 |
|  | 0.10 | 0.012 | 0.096 | 0.01 | 0.019 | 0.013 | 0.71 | 0.30 | 0.050 | 0.419 | 0.25 | 0.25 | 0.1 | 0.9 |  |  |  |  |

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT136-1 | $075 E 06$ | MS-013AE |  |  | $-95-01-24$ |



DIMENSIONS (mm are the original dimensions)

| UNIT | $\underset{\max }{\mathrm{A}}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $\mathrm{L}_{\mathrm{p}}$ | Q | v | w | y | $Z^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.0 | $\begin{aligned} & 0.21 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 1.80 \\ & 1.65 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.38 \\ & 0.25 \end{aligned}$ | $\begin{aligned} & 0.20 \\ & 0.09 \end{aligned}$ | $\begin{aligned} & 10.4 \\ & 10.0 \end{aligned}$ | $\begin{aligned} & 5.4 \\ & 5.2 \end{aligned}$ | 0.65 | $\begin{aligned} & 7.9 \\ & 7.6 \end{aligned}$ | 1.25 | $\begin{aligned} & 1.03 \\ & 0.63 \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 0.7 \end{aligned}$ | 0.2 | 0.13 | 0.1 | $\begin{aligned} & 1.1 \\ & 0.7 \end{aligned}$ | $8^{\circ}$ $0^{\circ}$ |

## Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |  |
| SOT341-1 |  | MO-150AH |  |  | $-93-09-08$ |  |

9-bit dual latch transceiver with 8-bit parity generator/checker (3-State)

## Data sheet status

| Data sheet <br> status | Product <br> status | Definition [1] |
| :--- | :--- | :--- |
| Objective <br> specification | Development | This data sheet contains the design target or goal specifications for product development. <br> Specification may change in any manner without notice. |
| Preliminary <br> specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. <br> Philips Semiconductors reserves the right to make chages at any time without notice in order to <br> improve design and supply the best possible product. |
| Product <br> specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make <br> changes at any time without notice in order to improve design and supply the best possible product. |

[1] Please consult the most recently issued datasheet before initiating or completing a design.

## Definitions

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.
Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

Life support - These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes - Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Philips Semiconductors

811 East Arques Avenue
P.O. Box 3409

Sunnyvale, California 94088-3409
Telephone 800-234-7381


PHILIPS

